

4GB - 240-Pin 2Rx8 Unbuffered Non-ECC DDR3 DIMM



Identification

DTM64329C 512Mx64 4GB 2Rx8 PC3-10600U-9-11-B0 **Performance range**

Clock / Module Speed / CL-t_{RCD} -t_{RP}

667 MHz / PC3-10600 / 9-9-9 533 MHz / PC3-8500 / 8-8-8 533 MHz / PC3-8500 / 7-7-7 400 MHz / PC3-6400 / 6-6-6

Features

240-pin JEDEC-compliant DIMM, 133.35 mm wide by 30 mm high

Operating Voltage: 1.5 V ±0.075 V

I/O Type: SSTL_15

Data Transfer Rate: 10.6 Gigabytes/sec

Data Bursts: 8 and burst chop 4 mode

ZQ Calibration for Output Driver and On-Die Termination (ODT)

Programmable ODT / Dynamic ODT during Writes

Programmable CAS Latency: 6, 7, 8, and 9

Differential Data Strobe signals

SDRAM Addressing (Row/Col/Bank): 15/10/3

Fully RoHS Compliant

Description

DTM64329C is an Unbuffered 512Mx64 memory module, which conforms to JEDEC's DDR3, PC3-10600 standard. The assembly is Dual-Rank. Each Rank consists of eight 256Mx8 DDR3 Hynix SDRAMs. One 2K-bit EEPROM is used for Serial Presence Detect.


Both output driver strength and input termination impedance are programmable to maintain signal integrity on the I/O signals.


Pin Configuration Pin Description

Front S	Side			Back S	Side			Name	Function
1 V _{REFDG}	31 DQ25	61 A2	91 DQ41	121 V _{SS}	151 V _{SS}	181 A1	211 V _{SS}	CB[7:0]	Data Check Bits
2 V _{SS}	32 V _{SS}	62 V _{DD}	92 V _{SS}	122 DQ4	152 DM3	182 V _{DD}	212 DM5	DQ[63:0]	Data Bits
3 DQ0	33 /DQS3	63 CK1	93 /DQS5	123 DQ5	153 NC	183 V _{DD}	213 NC	DQS[8:0], /DQS[8:0]	Differential Data Strobes
4 DQ1	34 DQS3	64 /CK1	94 DQS5	124 V _{SS}	154 V _{SS}	184 CK0	214 V _{SS}	DM[8:0]	Data Mask
5 V _{SS}	35 V _{SS}	65 V _{DD}	95 V _{SS}	125 DM0	155 DQ30	185 /CK0	215 DQ46	CK[1:0], /CK[1:0]	Differential Clock Inputs
6 /DQS0	36 DQ26	66 V _{DD}	96 DQ42	126 NC	156 DQ31	186 V _{DD}	216 DQ47	CKE[1:0]	Clock Enables
7 DQS0	37 DQ27	67 V _{REFCA}	97 DQ43	127 V _{SS}	157 V _{SS}	187 NC	217 V _{SS}	/CAS	Column Address Strobe
8 V _{SS}	38 V _{SS}	68 NC	98 V _{SS}	128 DQ6	158 CB4, NC*	188 A0	218 DQ52	/RAS	Row Address Strobe
9 DQ2	39 CB0, NC*	69 VDD	99 DQ48	129 DQ7	159 CB5, NC*	189 V _{DD}	219 DQ53	/S[3:0]	Chip Selects
10 DQ3	40 CB1, NC*	70 A10/AP	100 DQ49	130 V _{SS}	160 V _{SS}	190 BA1	220 V _{SS}	WE	Write Enable
11 V _{SS}	41 V _{SS}	71 BA0	101 V _{SS}	131 DQ12	161 DM8, NC*	191 V _{DD}	221 DM6	A[15:0]	Address Inputs
12 DQ8	42 /DQS8**	72 V _{DD}	102 /DQS6	132 DQ13	162 NC	192 /RAS	222 NC	BA[2:0]	Bank Addresses
13 DQ9	43 DQS8**	73 /WE	103 DQS6	133 V _{SS}	163 V _{SS}	193 /S0	223 V _{SS}	ODT[1:0]	On Die Termination Inputs
$14 V_{SS}$	44 V _{SS}	74 /CAS	104 V _{SS}	134 DM1	164 CB6, NC*	194 V _{DD}	224 DQ54	SA[2:0]	SPD Address
15 /DQS1	45 CB2, NC*	75 V _{DD}	105 DQ50	135 NC	165 CB7, NC*	195 ODT0	225 DQ55	SCL	SPD Clock Input
16 DQS1	46 CB3, NC	76 /S1	106 DQ51	136 V _{SS}	166 V _{SS}	196 A13	226 V _{SS}	SDA	SPD Data Input/Output
$17 V_{SS}$	47 V _{SS}	77 ODT1	107 V _{SS}	137 DQ14	167 NC(TEST)	197 V _{DD}	227 DQ60	/RESET	Reset for register and DRAMs
18 DQ10	48 V _{TT}	78 V _{DD}	108 DQ56	138 DQ15	168/RESET	198 /S3, NC*	228 DQ61	A12/BC	Combination input: Addr12/Burst Chop
19 DQ11	49 V _{TT}	79 /S2, NC*	109 DQ57	139 V _{SS}	169 CKE1	199 V _{SS}	229 V _{SS}	A10/AP	Combination input: Addr10/Auto-precharge
$20V_{SS}$	50 CKE0	80 V _{SS}	110 V _{SS}	140 DQ20	170 V _{DD}	200 DQ36	230 DM7	V _{SS}	Ground
21 DQ16	51 V _{DD}	81 DQ32	111 /DQS7	141 DQ21	171 A15 *	201 DQ37	231 NC	V_{DD}	Power
22 DQ17	52 BA2	82 DQ33	112 DQS7	142 V _{SS}	172 A14	202 V _{SS}	232 V _{SS}	V_{DDSPD}	SPD EEPROM Power
$23V_{SS}$	53 NC	83 V _{SS}	113 V _{SS}	143 DM2	173 V _{DD}	203 DM4	233 DQ62	V_{REFDQ}	Reference Voltage for DQ's
24 /DQS2	54 V _{DD}	84 /DQS4	114 DQ58	144 NC	174 A12/BC	204 NC	234 DQ63	V_{REFCA}	Reference Voltage for CA
25 DQS2	55 A11	85 DQS4	115 DQ59	145 V _{SS}	175 A9	205 V _{SS}	235 V _{SS}	V_{TT}	Termination Voltage
$26V_{SS}$	56 A7	86 V _{SS}	116 V _{SS}	146 DQ22	176 V _{DD}	206 DQ38	236 V _{DDSPD}	NC	No Connection
27 DQ18	57 V _{DD}	87 DQ34	117 SA0	147 DQ23	177 A8	207 DQ39	237 SA1	•	
28 DQ19	58 A5	88 DQ35	118 SCL	148 V _{SS}	178 A6	208 V _{SS}	238 SDA		
29 V _{SS}	59 A4	89 V _{SS}	119 SA2	149 DQ28	179 V _{DD}	209 DQ44	239 V _{SS}		
30 DQ24	60 V _{DD}	90 DQ40	120 V _{TT}	150 DQ29	180 A3	210 DQ45	240 V _{TT}		

^{* =} Not used

Front view






Notes

Tolerances on all dimensions except where otherwise indicated are $\pm .13$ (.005).

All dimensions are expressed: millimeters [inches]

4GB - 240-Pin 2Rx8 Unbuffered Non-ECC DDR3 DIMM





All 15 OHMS
DQ[63:0] O—VVV—O DQR[63:0]
DQS[7:0] O—VVV—O DQRS[7:0]
/DQS[7:0] O—VVV—O /DQRS[7:0]

DM[7:0] O—VV—O DMR[7:0]


2.2 pF CK[1:0] O———O /CK[1:0]


GLOBAL SDRAM CONNECTS
















4GB - 240-Pin 2Rx8 Unbuffered Non-ECC DDR3 DIMM

Absolute Maximum Ratings

(Note: Operation at or above Absolute Maximum Ratings can adversely affect module reliability.)

PARAMETER	Symbol	Minimum	Maximum	Unit
Temperature, non-Operating	T _{STORAGE}	-55	100	С
Ambient Temperature, Operating	T _A	0	70	С
DRAM Case Temperature, Operating	T _{CASE}	0	95	С
Voltage on V _{DD} relative to V _{SS}	V_{DD}	-0.4	1.975	V
Voltage on Any Pin relative to V _{SS}	V _{IN} ,V _{OUT}	-0.4	1.975	V

Notes:

DRAM Operating Case Temperature above 85C requires 2X refresh.

Recommended DC Operating Conditions ($T_A = 0$ to 70 C, Voltage referenced to $V_{ss} = 0$ V)

PARAMETER	Symbol	Minimum	Typical	Maximum	Unit	Note
Power Supply Voltage	V_{DD}	1.425	1.5	1.575	V	
I/O Reference Voltage	V_{REFDQ}	0.49 V _{DD}	0.50 V _{DD}	0.51 V _{DD}	V	1
I/O Reference Voltage	V _{REFCA}	0.49 V _{DD}	0.50 V _{DD}	0.51 V _{DD}	V	1

Notes

The value of V_{REF} is expected to equal one-half V_{DD} and to track variations in the V_{DD} DC level. Peak-to-peak noise on V_{REF} may not exceed ±1% of its DC value. For Reference $V_{DD}/2$ ± 15 mV.

DC Input Logic Levels, Single-Ended ($T_A = 0$ to 70 C, Voltage referenced to $V_{ss} = 0$ V)

PARAMETER	Symbol	Minimum	Maximum	Unit
Logical High (Logic 1)	$V_{\text{IH(DC)}}$	V _{REF} + 0.1	V_{DD}	V
Logical Low (Logic 0)	$V_{IL(DC)}$	V _{SS}	V _{REF} - 0.1	V

AC Input Logic Levels, Single-Ended ($T_A = 0$ to 70 C, Voltage referenced to $V_{ss} = 0$ V)

PARAMETER	Symbol	Minimum	Maximum	Unit
Logical High (Logic 1)	V _{IH(AC)}	V _{REF} + 0.175	-	V
Logical Low (Logic 0)	V _{IL(AC)}	-	V _{REF} - 0.175	V



4GB - 240-Pin 2Rx8 Unbuffered Non-ECC DDR3 DIMM

Differential Input Logic Levels ($T_A = 0$ to 70 C, Voltage referenced to $V_{ss} = 0$ V)

PARAMETER	Symbol	Minimum	Maximum	Unit
Differential Input Logic High	$V_{IH.DIFF}$	+0.200	DC:V _{DD} AC:V _{DD} +0.4	V
Differential Input Logic Low	$V_{IL,DIFF}$	DC:V _{SS} AC:V _{SS} -0.4	-0.200	V
Differential Input Cross Point Voltage relative to VDD/2	V _{IX}	- 0.150	+ 0.150	V

Capacitance (T_A = 25 C, f = 100 MHz)

PARAMETER	Pin	Symbol	Minimum	Maximum	Unit
Input Capacitance, Clock	CK[1:0], /CK[1:0]	Сск	8.6	13.4	pF
Input Capacitance, Address	BA[2:0], A[14:0], /RAS, /CAS, /WE	Cı	12	20.8	pF
Input Capacitance Control	/S[1:0], CKE[1:0], ODT[1:0]	Cı	6	10.4	pF
Input/Output Capacitance	DQ[63:0], DQS[7:0], /DQS[7:0], DM[7:0]	C _{DIO}	3	5	pF

DC Characteristics ($T_A = 0$ to 70 C, Voltage referenced to $V_{ss} = 0$ V)

PARAMETER	Symbol	Minimum	Maximum	Unit	Note
Input Leakage Current	I _{IL}	-16	+32	μA	1,2
(Any input 0 V < VIN < VDD)					
Output Leakage Current	I _{OL}	-10	+10	μA	2,3
(0V < VOUT < VDDQ)					

Notes:

- 1) All other pins not under test = 0 V
- 2) Values are shown per pin
- 3) DQ, DQS, DQS and ODT are disabled



4GB - 240-Pin 2Rx8 Unbuffered Non-ECC DDR3 DIMM

I_{DD} Specifications and Conditions (T_A = 0 to 70 C, Voltage referenced to V_{ss} = 0 V)

PARAMETER	Symbol	Test Condition	Max	Unit
	Oyillooi	rest condition	Value	Oiiit
Operating One Bank Active- Precharge Current	I _{DD} 0*	Operating current : One bank ACTIVATE-to-PRECHARGE	416	mA
Operating One Bank Active-Read- Precharge Current	I _{DD} 1*	Operating current : One bank ACTIVATE-to-READ-to-PRECHARGE	496	mA
Precharge Power- Down Current	I _{DD} 2P**	Precharge power down current: Slow exit	192	mA
Precharge Power- Down Current	I _{DD} 2P**	Precharge power down current: Fast exit	240	mA
Precharge Quiet Standby Current	I _{DD} 2Q**	Precharge quiet standby current	368	mA
Precharge Standby Current	I _{DD} 2N**	Precharge standby current	320	mA
Active Power-Down Current	I _{DD} 3P**	Active power-down current	240	mA
Active Standby Current	I _{DD} 3N**	Active standby current	432	mA
Operating Burst Write Current	I _{DD} 4W*	Burst write operating current	776	mA
Operating Burst Read Current	I _{DD} 4R*	Burst read operating current	816	mA
Burst Refresh Current	I _{DD} 5**	Refresh current	1840	mA
Self Refresh Current	I _{DD} 6**	Self-refresh temperature current: MAX Tc = 85°C	192	mA
Operating Bank Interleave Read Current	I _{DD} 7*	All bank interleaved read current	1536	mA

^{*} One module rank in this operation, the other in IDD2P: Slow exit.
** All module ranks in this operation.



4GB - 240-Pin 2Rx8 Unbuffered Non-ECC DDR3 DIMM

AC Operating Conditions

Symbol	Min	Max	Unit
t _{AA}	13.125	20	ns
t _{CCD}	4	-	t _{CK}
t _{CH(avg)}	0.47	0.53	t _{CK}
t _{CK}	1.5	3.3	ns
t _{CL(avg)}	0.47	0.53	t _{CK}
t _{DH}	65	-	ps
t _{DIPW}	400	-	ps
t _{DQSCK}	-255	+255	ps
t _{DQSH}	0.45	0.55	t _{CK(avg)}
t _{DQSL}	0.45	0.55	t _{CK(avg)}
t _{DQSQ}	-	125	ps
t _{DS}	30	-	ps
t _{DSH}	0.2	-	t _{CK(avg)}
t _{DSS}	0.2	-	t _{CK(avg)}
t _{HP}	minimum of t _{CH} or t _{CL}	-	ns
t _{IH}	140	-	ps
t _{IS}	190	-	ps
t _{MRD}	4	-	t _{CK}
t _{QH}	0.38	-	t _{CK(avg)}
t _{RAS}	36	9*t _{REFI}	ns
t _{RC}	49.125	-	ns
t _{RCD}	13.125	-	ns
t _{REFI}	-	7.8	μs
t _{RFC}	160	-	ns
t _{RP}	13.125	-	ns
t _{RPRE}	0.9	Note-1	t _{CK(avg)}
t _{RPST}	0.3	Note-2	t _{CK(avg)}
t _{RRD}	Max(4nCK, 6ns)	-	ns
t _{RTP}	Max(4nCK, 7.5ns)	-	ns
t _{WPRE}	0.9	-	t _{CK(avg)}
t _{WPST}	0.4	-	t _{CK(avg)}
t _{WR}	15	-	ns
•	taa tccd tch(avg) tck tck tcl(avg) tdh tddh tddh tddh tddh tddh tddh tddh	taa 13.125 tccd 4 tch(avg) 0.47 tck 1.5 tcl(avg) 0.47 tbh 65 tdd 400 td 4	tAA 13.125 20 tCCD 4 - tCH(avg) 0.47 0.53 tCK 1.5 3.3 tCL(avg) 0.47 0.53 tDH 65 - tDIPW 400 - tDQSCK -255 +255 tDQSH 0.45 0.55 tDQSL 0.45 0.55 tDSS 30 - tDSH 0.2 - tDSS 0.2 - tHP minimum of tCH or tCL - tHP TARRD 4 - tRR 190 - - tRRAS 36 9*tREFI - tRC 49.125 - - tREFI - 7.8 - tRP 13.125

Notes:

- The maximum preamble is bound by tLZDQS(min)
 The maximum postamble is bound by tHZDQS(max)



4GB - 240-Pin 2Rx8 Unbuffered Non-ECC DDR3 DIMM

SERIAL PRESENCE DETECT MATRIX

Dv4~#	SERIAL PRESENCE DETECT WATRIX	Value	Цах			
Byte#	Function.	Value	Hex			
	Number of Bytes Used / Number of Bytes in SPD Device / CRC					
0	Bit 3 ~ Bit 0. SPD Bytes Used -	176	0x92			
	Bit 6 ~ Bit 4. SPD Bytes Total -	256				
4	Bit 7. CRC Coverage - SPD Revision.	Bytes 0-116 Rev. 1.1	0.44			
1			0x11			
2	Key Byte / DRAM Device Type.	DDR3 SDRAM	0x0B			
	Key Byte / Module Type.		0x02			
3	Bit 3 ~ Bit 0. Module Type - UDIMM					
	Bit 7 ~ Bit 4. Reserved -	0				
	SDRAM Density and Banks.					
4	Bit 3 ~ Bit 0. Total SDRAM capacity, in megabits -	2GB	0x03			
	Bit 6 ~ Bit 4. Bank Address Bits -	8 banks				
	Bit 7. Reserved - SDRAM Addressing.	0				
		10				
5	Bit 2 ~ Bit 0. Column Address Bits - Bit 5 ~ Bit 3. Row Address Bits -	10 15	0x19			
	Bit 5 - Bit 5. Now Address Bits -	0	-			
6	Reserved.	UNUSED	0x00			
	Module Organization.		OXOO			
		~ Bit 0. SDRAM Device Width - 8-Bits				
7	Bit 5 ~ Bit 3. Number of Ranks -	2-Rank	0x09			
	Bit 7, 6. Reserved	0	-			
	Module Memory Bus Width.					
8	Bit 2 ~ Bit 0. Primary bus width, in bits -	64-Bits	0x03			
0	Bit 4, Bit 3. Bus width extension, in bits -	0-Bits	0.003			
	Bit 7 ~ Bit 5. Reserved -	0				
	Fine Timebase (FTB) Dividend / Divisor.					
9	Bit 3 ~ Bit 0. Fine Timebase (FTB) Divisor	2	0x52			
	Bit 7 ~ Bit 4. Fine Timebase (FTB) Dividend	5				
10	Medium Timebase (MTB) Dividend.	1 (MTB =	0x01			
	Medium Timebase (MTB) Divisor.	0.125ns) 8 (MTB =				
11	INTEGRAL TIMEBASE (INT D) DIVISOT.	0.125ns)	0x08			
12	SDRAM Minimum Cycle Time (tCKmin).	1.5ns	0x0C			
13	Reserved.	UNUSED	0x00			
10	CAS Latencies Supported, Least Significant Byte.		OXOG			
	Bit 0. CL = 4 -		=			
	Bit 0. CL = 4 -					
	Bit 2. CL = 6 -	X				
14	Bit 2: GE = 6 - X Bit 3: CL = 7 - X					
	Bit 4. CL = 8 -	Х	0x3C			
	Bit 5. CL = 9 -	Χ	†			
	Bit 6. CL = 10 -					
	Bit 7. CL = 11 -					



4GB - 240-Pin 2Rx8 Unbuffered Non-ECC DDR3 DIMM

	CAS Latencies Supported, Most Significant Byte.							
	Bit 0. CL = 12 -							
15	Bit 1. CL = 13 -							
	Bit 2. CL =14 -							
	Bit 3. CL = 15 -							
	Bit 4. CL = 16 -							
	Bit 5. CL = 17 -							
	Bit 6. CL = 18 - Bit 7. Reserved.							
16	Minimum CAS Latency Time (tAAmin).	13.125ns	0x69					
17	Minimum Write Recovery Time (tWRmin).	15.0ns	0x78					
18	Minimum RAS# to CAS# Delay Time (tRCDmin).	13.125ns	0x69					
19	Minimum Row Active to Row Active Delay Time (tRRDmin).	6.0ns	0x30					
20	Minimum Row Precharge Delay Time (tRPmin).	13.125ns	0x69					
20	Upper Nibbles for tRAS and tRC.	10.120115	0x69					
21	· ·							
21	Bit 3 ~ Bit 0. tRAS Most Significant Nibble - Bit 7 ~ Bit 4. tRC Most Significant Nibble -	<u> </u>	0x11					
	Minimum Active to Precharge Delay Time (tRASmin), Least	36.0ns	0x20					
22	Significant Byte.							
23	Minimum Active to Active/Refresh Delay Time (tRCmin), Least Significant Byte.	49.125ns	0x89					
24	Minimum Refresh Recovery Delay Time (tRFCmin), Least Significant Byte.	160.0ns	0x00					
25	Minimum Refresh Recovery Delay Time (tRFCmin), Most Significant Byte.	160.0ns	0x05					
26	Minimum Internal Write to Read Command Delay Time (tWTRmin).	7.5ns	0x3C					
27	Minimum Internal Read to Precharge Command Delay Time (tRTPmin).	7.5ns	0x3C					
	Upper Nibble for tFAW.							
28	Bit 3 ~ Bit 0. tFAW Most Significant Nibble - 0							
	Bit 7 ~ Bit 4. Reserved - 0							
29	Minimum Four Activate Window Delay Time (tFAWmin), Least Significant Byte.	30.0ns	0xF0					
	SDRAM Optional Features.							
	Bit 0. RZQ / 6 -	X						
30	Bit 1. RZQ / 7 -	X	0x83					
	Bit 6 ~ Bit 2. Reserved -							
	Bit 7. DLL-Off Mode Support SDRAM Drivers Supported.							
	Extended Temperature Range - X Extended Temperature Refresh Rate -							
	Auto Self Refresh (ASR) - X							
31	On-die Thermal Sensor (ODTS) Readout -							
	Reserved -							
	Reserved -	Reserved -						
	Reserved -							
	Reserved -							



4GB - 240-Pin 2Rx8 Unbuffered Non-ECC DDR3 DIMM

32-59	Reserved	UNUSED	0x00	
60	Module Nominal Height.			
	Bit 4 ~ Bit 0. Module Nominal Height max, in mm -	29 <h<=30< td=""><td rowspan="2">0x0F</td></h<=30<>	0x0F	
	Bit 7 ~ Bit5. Reserved -	0		
61	Module Maximum Thickness.		0x11	
	Bit 3 ~ Bit 0. Front, in mm (baseline thickness = 1 mm) -	1 <th<=2< td=""></th<=2<>		
	Bit 7 ~ Bit 4. Back, in mm (baseline thickness = 1 mm) -	1 <th<=2< td=""></th<=2<>		
62	Reference Raw Card Used.			
	Bit 4 ~ Bit 0. Reference Raw Card -	R/C B	0x01	
	Bit 6, Bit 5. Reference Raw Card Revision -	Rev.0		
	Bit 7. Reserved -	0		
63	Address Mapping from Edge Connector to DRAM.			
	Bit 0. Rank 1 Mapping (Registered DIMM - Reserved) -	Mirrored	0x01	
	Bit 7 ~ Bit 1. Reserved -	0		
64-112	Module-Specific Section	UNUSED	0x00	
113	Module-Specific Section.	UNUSED	0x00	
114-116	Module-Specific Section	UNUSED	0x00	
117	Module Manufacturer ID Code, Least Significant Byte		0x01	
118	Module Manufacturer ID Code, Most Significant Byte		0x91	
119	Module Manufacturing Location	UNUSED	0x00	
120,121	Module Manufacturing Date		0x20	
	Module Serial Number		0x20	
126	Cyclical Redundancy Code (CRC).	CRC	0x8C	
127	Cyclical Redundancy Code (CRC).	CRC	0x20	
128-131	Module Part Number		0x20	
132	Module Part Number	D	0x44	
133	Module Part Number	Α	0x41	
134	Module Part Number	Т	0x54	
135	Module Part Number	Α	0x41	
136	Module Part Number	R	0x52	
137	Module Part Number	Α	0x41	
138	Module Part Number	M	0x4D	
139	Module Part Number		0x20	
140	Module Part Number	6	0x36	
141	Module Part Number	4	0x34	
142	Module Part Number	3	0x33	
143	Module Part Number	2	0x32	
144	Module Part Number	9	0x39	
145	Module Part Number	-	0x20	
146,147	Module Revision Code		0x20	
148	DRAM Manufacturer ID Code, Least Significant Byte	UNUSED	0x00	
149	DRAM Manufacturer ID Code, Most Significant Byte	UNUSED	0x00	
150-175	Manufacturer's Specific Data	UNUSED	0x00	
176-255	Open for customer use	UNUSED	0xFF	

Bytes: 122-125 change per DIMM.



4GB - 240-Pin 2Rx8 Unbuffered Non-ECC DDR3 DIMM



DATARAM CORPORATION, USA Corporate Headquarters, P.O. Box 7528, Princeton, NJ 08543-7528; Voice: 609-799-0071, Fax: 609-799-6734; www.dataram.com

All rights reserved.

The information contained in this document has been carefully checked and is believed to be reliable. However, Dataram assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Dataram.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Dataram.